GD32F5xx Series
Based on the Arm® Cortex® -M33 core with a maximum operating frequency of 200MHz and up to 7.5MB on-chip Flash and 1MB SRAM.
-
Overview
-
Explore our portfolio
-
Product selector
-
Documentation
Overview
GD32F5 series high-performance MCUs offer significantly expanded storage space, excellent processing efficiency, and a wide array of interface options. Compliant with the system-level IEC61508 SIL2 functional safety standard, they provide a comprehensive software and hardware security solution to meet the industrial market's demands for high reliability and security applications.
GD32F5 series high-performance MCUs adopt the Arm® Cortex® -M33 core with a maximum operating frequency of 280MHz. They are equipped with advanced DSP hardware accelerators and single-precision floating-point units (FPUs), which significantly reduce the burden on the core and enhance processing efficiency. GD32F5 series high-performance MCUs are equipped with up to 7.5MB on-chip Flash and 1MB SRAM. This includes a 2MB configurable zero-wait execution area (Code-Flash) that effectively improves code processing efficiency and real-time performance. They also provide a large Data-Flash space for backup and parameter storage.
GD32F5 MCU series includes various built-in security features to ensure the protection of device information. This MCU series provides multiple levels of code and data protection areas, as well as an EFUSE area, supporting various mechanisms such as secure OTA, secure boot, secure debugging, and secure downloading. For ease of use, GD32 has introduced the new Security Boot and Update software platform, offering secure booting, secure upgrading, secure communication, and software solutions. Users can conduct secondary development based on their specific requirements. The GD32F5 MCU series also supports system-level IEC61508 SIL2 functional safety standards, providing a complete Safety Package including a Safety Manual, FMEDA, and a self-test library, among other functional safety materials.
The high-performance GD32F5 MCU series integrates a wealth of general-purpose peripheral resources, including eight U(S)ARTs, six I2C interfaces, six SPI interfaces, two I2S interfaces, and one SDIO interface. It is equipped with a USB2.0 OTG interface that supports both Full Speed and High-Speed modes. Additionally, it integrates two channels of CAN-FD controllers and one Ethernet interface to meet the requirements of industrial control networking and communication applications.
Explore our portfolio
-
Based on the Cortex®-M33 core, up to 200MHz operating frequency.
Support up to 7.5MB Flash and up to 2MB RWW (Read-While-Write) OTA upgrades, 1MB SRAM. -
Based on the Arm® Cortex®-M33 core,up to 280MHz operating frequency.
Up to 1024 KB Flash (up to 192 KB code-flash) and 192 KB SRAM -
Based on the Arm® Cortex®-M33 core,up to 252MHz operating frequency.
Up to 1024 KB Flash (up to 256 KB code-flash) and 128 KB SRAM
Product selector
68 Results
|
Part No
|
Core
|
Series
GD32F527
GD32F505
GD32F503
|
Package
QFN64
QFN48
QFN32
LQFP64
LQFP48
LQFP176
LQFP144
LQFP100
BGA64
BGA176
|
Max Speed (MHz)
|
Flash (Bytes)
128K
256K
512K
1024K
4608K
7680K
|
SRAM (Bytes)
64K
128K
192K
576K
1088K
|
I/O
up to 82
up to 80
up to 56
up to 51
up to 41
up to 37
up to 26
up to 140
up to 114
|
GPTM (32bit)
|
GPTM (16bit)
|
Advanced TM (16bit)
|
HRTM
|
Basic TM (64bit)
|
Basic TM (32bit)
|
Basic TM (16bit)
|
LPTM (32bit)
|
LPTM (16bit)
|
SysTick (64bit)
|
SysTick (24bit)
|
WDG
|
RTC
|
USART+UART
2+0
3+2
3+0
4+4
4+2
|
LPUART
|
I2C
|
QSPI
|
SPI
|
I2S
|
CAN 2.0B
|
USB 2.0
FS
(FS+HS) OTG
|
Ethernet
|
EtherCAT Slave Controller
|
SDIO
|
MFCOM
|
LIN
|
LCD-TFT
|
Segment LCD
|
Camera
|
IPA
|
SAI
|
TMU
|
EXMC
|
CEC
|
14bit ADC Units (CHs)
|
12bit ADC Units (CHs)
3(25)
3(24)
3(19)
3(18)
3(16)
3(14)
3(12)
3(10)
|
12bit DAC Units
|
Comp
|
IEEE 802.11
|
Bluetooth
|
Dflash(Bytes)
|
SENT
|
Functional Safety
|
Security
|
Temperature Range(TA)
|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Cortex®-M33 | GD32F527 | LQFP176 | 200 | 4608K | 1088K | up to 140 | 2 | 8 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 4+4 | 0 | 6 | 0 | 6 | 2 | 2xFD | (FS+HS) OTG | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 3(24) | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F527 | LQFP176 | 200 | 7680K | 576K | up to 140 | 2 | 8 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 4+4 | 0 | 6 | 0 | 6 | 2 | 2xFD | (FS+HS) OTG | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 3(24) | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F527 | BGA176 | 200 | 4608K | 1088K | up to 140 | 2 | 8 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 4+4 | 0 | 6 | 0 | 6 | 2 | 2xFD | (FS+HS) OTG | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 3(24) | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F527 | BGA176 | 200 | 7680K | 576K | up to 140 | 2 | 8 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 4+4 | 0 | 6 | 0 | 6 | 2 | 2xFD | (FS+HS) OTG | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 3(24) | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F527 | LQFP144 | 200 | 4608K | 1088K | up to 114 | 2 | 8 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 4+4 | 0 | 6 | 0 | 6 | 2 | 2xFD | (FS+HS) OTG | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 3(24) | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F527 | LQFP144 | 200 | 7680K | 576K | up to 114 | 2 | 8 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 4+4 | 0 | 6 | 0 | 6 | 2 | 2xFD | (FS+HS) OTG | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 3(24) | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F527 | LQFP100 | 200 | 4608K | 1088K | up to 82 | 2 | 8 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 4+4 | 0 | 3 | 0 | 5 | 2 | 2xFD | (FS+HS) OTG | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 3(16) | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F527 | LQFP100 | 200 | 7680K | 576K | up to 82 | 2 | 8 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 4+4 | 0 | 3 | 0 | 5 | 2 | 2xFD | (FS+HS) OTG | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 3(16) | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F527 | LQFP64 | 200 | 4608K | 1088K | up to 51 | 2 | 8 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 4+2 | 0 | 3 | 0 | 3 | 2 | 2xFD | (FS+HS) OTG | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3(16) | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F527 | LQFP64 | 200 | 7680K | 576K | up to 51 | 2 | 8 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 4+2 | 0 | 3 | 0 | 3 | 2 | 2xFD | (FS+HS) OTG | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3(16) | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | QFN32 | 252 | 128K | 64K | up to 26 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 2+0 | 0 | 2 | 0 | 2 | 1 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3(10) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | QFN32 | 252 | 256K | 64K | up to 26 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 2+0 | 0 | 2 | 0 | 2 | 1 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3(10) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | QFN32 | 252 | 512K | 64K | up to 26 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 2+0 | 0 | 2 | 0 | 2 | 1 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3(10) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | LQFP48 | 252 | 128K | 64K | up to 37 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+0 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3(12) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | LQFP48 | 252 | 256K | 64K | up to 37 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+0 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3(12) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | LQFP48 | 252 | 512K | 64K | up to 37 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+0 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3(12) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | LQFP48 | 252 | 1024K | 128K | up to 37 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+0 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3(12) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | QFN48 | 252 | 512K | 64K | up to 41 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+0 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3(14) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | QFN48 | 252 | 1024K | 128K | up to 41 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+0 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3(14) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | LQFP64 | 252 | 128K | 64K | up to 51 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 3(18) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | LQFP64 | 252 | 256K | 64K | up to 51 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 3(18) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | LQFP64 | 252 | 512K | 64K | up to 51 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 3(18) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | LQFP64 | 252 | 1024K | 128K | up to 51 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 3(18) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | QFN64 | 252 | 512K | 64K | up to 56 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 3(19) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | QFN64 | 252 | 1024K | 128K | up to 56 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 3(19) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | BGA64 | 252 | 512K | 64K | up to 51 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 3(18) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | BGA64 | 252 | 1024K | 128K | up to 51 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 3(18) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | LQFP100 | 252 | 256K | 64K | up to 80 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 3(25) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | LQFP100 | 252 | 512K | 64K | up to 80 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 3(25) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | LQFP100 | 252 | 1024K | 128K | up to 80 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 3(25) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | QFN32 | 252 | 128K | 64K | up to 26 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 2+0 | 0 | 2 | 0 | 2 | 1 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3(10) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | QFN32 | 252 | 256K | 64K | up to 26 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 2+0 | 0 | 2 | 0 | 2 | 1 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3(10) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | QFN32 | 252 | 512K | 64K | up to 26 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 2+0 | 0 | 2 | 0 | 2 | 1 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3(10) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | LQFP48 | 252 | 128K | 64K | up to 37 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+0 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3(12) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | LQFP48 | 252 | 256K | 64K | up to 37 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+0 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3(12) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | LQFP48 | 252 | 512K | 64K | up to 37 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+0 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3(12) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | LQFP48 | 252 | 1024K | 128K | up to 37 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+0 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3(12) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | QFN48 | 252 | 512K | 64K | up to 41 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+0 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3(14) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | QFN48 | 252 | 1024K | 128K | up to 41 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+0 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3(14) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | LQFP64 | 252 | 128K | 64K | up to 51 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 3(18) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | LQFP64 | 252 | 256K | 64K | up to 51 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 3(18) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | LQFP64 | 252 | 512K | 64K | up to 51 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 3(18) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | LQFP64 | 252 | 1024K | 128K | up to 51 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 3(18) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | QFN64 | 252 | 512K | 64K | up to 56 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 3(19) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | QFN64 | 252 | 1024K | 128K | up to 56 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 3(19) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | BGA64 | 252 | 512K | 64K | up to 51 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 3(18) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | BGA64 | 252 | 1024K | 128K | up to 51 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 3(18) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | LQFP100 | 252 | 256K | 64K | up to 80 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 3(25) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | LQFP100 | 252 | 512K | 64K | up to 80 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 3(25) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F503 | LQFP100 | 252 | 1024K | 128K | up to 80 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 3(25) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F505 | LQFP48 | 280 | 512K | 128K | up to 37 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+0 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3(12) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F505 | LQFP48 | 280 | 1024K | 192K | up to 37 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+0 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3(12) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F505 | QFN48 | 280 | 1024K | 192K | up to 41 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+0 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3(14) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F505 | LQFP64 | 280 | 512K | 128K | up to 51 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 3(18) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F505 | LQFP64 | 280 | 1024K | 192K | up to 51 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 3(18) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F505 | QFN64 | 280 | 1024K | 192K | up to 56 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 3(19) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F505 | BGA64 | 280 | 1024K | 192K | up to 51 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 3(18) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F505 | LQFP100 | 280 | 512K | 128K | up to 80 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 3(25) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F505 | LQFP100 | 280 | 1024K | 192K | up to 80 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 3(25) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F505 | LQFP48 | 280 | 512K | 128K | up to 37 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+0 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3(12) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F505 | LQFP48 | 280 | 1024K | 192K | up to 37 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+0 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3(12) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F505 | QFN48 | 280 | 1024K | 192K | up to 41 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+0 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3(14) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F505 | LQFP64 | 280 | 512K | 128K | up to 51 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 3(18) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F505 | LQFP64 | 280 | 1024K | 192K | up to 51 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 3(18) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F505 | QFN64 | 280 | 1024K | 192K | up to 56 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 3(19) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F505 | BGA64 | 280 | 1024K | 192K | up to 51 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 3(18) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F505 | LQFP100 | 280 | 512K | 128K | up to 80 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 3(25) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex®-M33 | GD32F505 | LQFP100 | 280 | 1024K | 192K | up to 80 | 1 | 5 | 2 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 2 | 0 | 3 | 2 | 2xFD | FS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 3(25) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
Documentation
Search
-
Datasheet(3)
Title
EN
CN
Date
-
2025-11-3
-
2025-11-3
-
2025-07-29
Load all
-
-
User Manual(2)
Title
EN
CN
Date
-
2025-11-03
-
2025-03-13
Load all
-
-
Errata(1)
Title
EN
CN
Date
-
2024-10-16
Load all
-
-
Application Note(29)
Title
EN
CN
Date
-
2025-11-03
-
2025-11-03
-
2024-11-25
-
2022-04-21
-
2022-04-21
-
2022-04-21
-
2022-12-08
-
2022-12-08
-
2022-12-08
-
2022-12-08
-
2025-08-01
-
2022-12-08
-
You can subscribe to this document
AN064 Calibration method of internal low speed oscillator using TIMER
2022-12-08
-
2023-08-28
-
You can subscribe to this document
AN068 GD32 MCU Eclipse development environment setup tutorial for Windows
2023-08-28
-
2023-08-28
-
You can subscribe to this document
AN075 Introduction of library invocation scheme based on MDK implementation
2023-08-28
-
2023-08-28
-
2023-08-28
-
2024-12-20
-
You can subscribe to this document
AN095 Methods to improve the accuracy of the GD32 MCU temperature sensor
2024-06-04
-
2023-08-28
-
2023-08-28
-
2023-08-28
-
2024-12-20
-
2024-07-11
-
2025-08-01
-
2025-08-01
-
You can subscribe to this document
AN264 Using the EIDE Plugin in VS Code to Develop GD32 MCU_Rev1.0
2025-08-15
Load all
-
-
Firmware Library(2)
Title
EN
CN
Date
-
2025-11-03
-
2025-10-27
Load all
-
-
AddOn(2)
Title
EN
CN
Date
-
2025-11-03
-
2025-10-27
Load all
-
-
Demo Suites(2)
Title
EN
CN
Date
-
2025-11-03
-
2025-10-27
Load all
-
-
Other Software(1)